Potrebujete viac?
Množstvo | |
---|---|
1+ | 11,160 € |
10+ | 8,120 € |
50+ | 7,410 € |
100+ | 7,140 € |
250+ | 7,070 € |
500+ | 6,990 € |
INFORMÁCIE O PRODUKTE
Prehľad produktu
The DS1100LU-500+ is a 3.3V 5-tap economy timing element (delay line) in 8 pin µMAX package. It is characterized for operation over the range 3V to 3.6V. The DS1100LU-50+ delay line has five equally spaced taps. It is offered in surface-mount packages to save PCB area. This 5-tap silicon delay line reproduces the input-logic state at the output after a fixed delay of 500ns and it has 100ns delay time per tap. It is designed to reproduce both leading and trailing edges with equal precision. Each tap is capable of driving up to 10 74LS loads.
- Both leading and trailing edge accuracy
- Operating temperature range from -40°C to +85°C
- Delays are stable and precise
- Low power CMOS and TTL/CMOS compatible
- Vapour phase and IR solderable
- Clock & Timing
Aplikácie
Clock & Timing
Poznámky
ADI products are only authorized (and sold) for use by the customer and are not to be resold or otherwise passed on to any third party
Technické údaje
500ns
5
3.6V
8Pins
85°C
MSL 1 - Unlimited
100ns
3V
µMAX
-40°C
-
No SVHC (21-Jan-2025)
Technické dokumenty (1)
Legislatíva a životné prostredie
Krajina, v ktorej boli vykonané posledné úpravy pred uvedením do predajaKrajina pôvodu:Philippines
Krajina, v ktorej boli vykonané posledné úpravy pred uvedením do predaja
RoHS
RoHS
Certifikát zhody produktu